


Microprocessors vs. DSPs

Insight, Analysis, and Advice on Signal Processing Technology




Microprocessors vs. DSPs (S044)

Kenton Williston
Berkeley Design Technology, Inc.
Berkeley, California USA
+1 (510) 665-1600

info@BDTI.com
<http://www.BDTI.com>

© 2006 Berkeley Design Technology, Inc.



Workshop Outline

- Definitions
- DSP Algorithms Shape DSPs
- Comparing DSPs and GPPs
- Comparing Performance
- When to Use Which
- Conclusions

© 2006 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

2

© 2006 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs

BDTi

Definitions

Microprocessors—General-Purpose Processors (GPPs)

- CPUs for PCs and workstations
 - E.g., Intel Pentium III
- 32-bit GPPs for embedded applications
 - E.g., ARM ARM7

Digital Signal Processors (DSPs)

- Microprocessors specialized for signal processing applications

Low-end DSPs and GPPs

- Architectures targeting extremely cost sensitive markets, often older architectures

High Performance DSPs and GPPs

- Architectures that use advanced techniques to improve parallelism, performance
- Usually have higher clock rates

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 3

BDTi

Example Processors

DSPs

'C54x 'C55x

'C24x 'C28x Blackfin 'C62x 'C64x

58000E

Low-end ← → High-performance

ARM9 ARM9E ARM10 ARM11 PowerPC (G4) P4

ARM7

GPPs

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 4

© 2006 Berkeley Design Technology, Inc.



DSP Algorithms Shape DSPs

How Signal Processing is Different From Other Tasks

- Very computationally demanding
- Requires attention to numeric fidelity
- High memory bandwidth requirements
- Streaming data—and lots of it
- Predictable data access patterns
- Execution-time locality
- Math-centric
- Real-time constraints
- Standards: algorithms, interfaces



DSP Algorithms Shape DSPs

Computational demands	→	Multiple parallel execution units, hardware acceleration of common DSP functions
Numeric fidelity	→	Accumulator registers, guard bits, saturation hardware
High memory bandwidth	→	Harvard architecture, support for parallel moves
Predictable data access patterns	→	Specialized addressing modes, e.g., modulo, bit-reversed

Microprocessors vs. DSPs

BDTi

DSP Algorithms Shape DSPs

Execution-time locality	→	Hardware looping, streamlined interrupt handling
Math-centricity	→	Single-cycle multiplier(s) or MAC unit(s), MAC instruction
Streaming data	→	Data memory usually SRAM, not cache; DMA
Real-time constraints	→	Few dynamic features, on-chip SRAM instead of cache
Standards	→	16-bit data types; rounding, saturation modes

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 7

BDTi


Key Processor Attributes

Development Considerations

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 8

© 2006 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs




Comparing DSPs and GPPs

Instruction Set

<p><u>Low-end DSP</u></p> <p>Specialized, complex instructions</p> <p>Multiple operations per instruction</p> <p>Poor orthogonality</p>	<p><u>Low-end GPP</u></p> <p>General-purpose instructions</p> <p>Typically only one operation per instruction</p> <p>Good orthogonality</p>
---	---

<pre>mac x0,y0,a x:(r0)+,x0 y:(r4)+,y0</pre>	<pre>mpy r2,r3,r4 add r4,r5,r5 mov (r0),r2 mov (r1),r3 inc r0 inc r1</pre>
--	--

© 2006 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY9





Comparing DSPs and GPPs

Instruction Set

<p><u>High-performance DSP</u></p> <p>Simple to moderately-complex instructions</p> <p>Moderate to excellent orthogonality</p>	<p><u>High-performance GPP</u></p> <p><i>Baseline:</i></p> <p>Simple instructions</p> <p>Moderate to excellent orthogonality</p> <p><i>With SIMD extensions:</i></p> <p>Moderately complex instructions</p> <p>Moderate to excellent orthogonality</p>
--	---

© 2006 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY10

© 2006 Berkeley Design Technology, Inc.





Comparing DSPs and GPPs

Trade-offs: Superscalar vs. VLIW

Superscalar (high-performance GPPs, mostly)

- Increased hardware complexity
 - Silicon area, power consumption
- Dynamic behavior
 - Complex performance model, timing variability
- Increased performance with binary compatibility
- Decreased software complexity (programmer/compiler)

VLIW (high-performance DSPs, mostly)

- Decreased hardware complexity
- No dynamic behavior
- Binary compatibility difficult (downward direction)
- Increased software complexity



Comparing DSPs and GPPs

Program Control

Low-end DSP

Hardware looping
Interrupts disabled during certain operations
Limited or no register shadowing
Simple pipelines

- Often provide delay slots to hide branch latencies


May support fast interrupts

Low-end GPP

Software looping
Interrupts rarely disabled
Register shadowing common
Simple pipelines

- No delay slots or branch prediction

May support fast interrupts




Comparing DSPs and GPPs

Program Control

<p><u>High-end DSP</u></p> <p>Usually support hardware looping</p> <p>Interrupts rarely disabled</p> <p>May offer shadow registers</p> <p>Complicated pipelines in some cases</p> <ul style="list-style-type: none">• May be non-interlocked• May have multi-cycle latencies• May use branch prediction <p>May support fast interrupts</p>	<p><u>High-end GPP</u></p> <p>Software looping</p> <p>Interrupts rarely disabled</p> <p>Register shadowing common</p> <p>Moderately to extremely complicated pipelines</p> <ul style="list-style-type: none">• May have very long instruction latencies• Often use branch prediction <p>May support fast interrupts</p>
--	--

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 15



Comparing DSPs and GPPs

Branch Prediction: Strengths and Weaknesses

In many applications, branch prediction is very accurate


- This includes signal processing applications, where most branches are part of for-next loops

Complex branch prediction algorithms introduce timing uncertainty

- It can be difficult to predict whether the prediction will be correct at any given instant

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 16

Microprocessors vs. DSPs



© 2006 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

17

The table, titled "Comparing DSPs and GPPs", compares the "Data Path" attributes of a "Low-end DSP" and a "Low-end GPP". The BDTi logo is in the top right corner.

Low-end DSP	Low-end GPP
Dedicated hardware performs all key arithmetic operations in 1 cycle	Multiplies often take >1 cycle
Usually 16-bit	Multi-bit shifts often take >1 cycle
Hardware support for managing numeric fidelity <ul style="list-style-type: none">• Guard bits, saturation, rounding modes, ...	Usually 32-bit, integer only
Limited bit-manipulation capabilities	Saturation, rounding typically take extra cycles
	May have superior bit-manipulation capabilities

© 2006 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

18

© 2006 Berkeley Design Technology, Inc.

BDTi

Comparing DSPs and GPPs

Data Path


<p><u>High-performance DSP</u></p> <p>Up to 8 arithmetic units</p> <p>Some specialized arithmetic units</p> <ul style="list-style-type: none"> • E.g., MAC unit, Viterbi unit <p>Support multiple data sizes</p> <p>Limited to excellent bit-manipulation capabilities</p> <p>Hardware support for managing numeric fidelity</p>	<p><u>High-performance GPP</u></p> <p>1-3 arithmetic units</p> <p>General-purpose arithmetic units</p> <ul style="list-style-type: none"> • E.g., integer unit, floating-point unit <p>Support multiple data sizes</p> <p>May have superior bit-manipulation capabilities</p> <p>Saturation, rounding typically take extra cycles</p>
---	--

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
19

BDTi

SIMD

Single Instruction, Multiple Data




Performs the same operation simultaneously on multiple sets of operands

- Under the control of a single instruction

Some SIMD processors support multiple data widths (for example, 32-bit, 16-bit, and 8-bit)

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
20




Comparing DSPs and GPPs

SIMD Features

<p><u>Low-end DSP & GPP</u></p> <p>DSPs: very limited SIMD features</p> <ul style="list-style-type: none">• E.g., dual add, subtract of 16-bit fixed-point data <p>GPPs: No SIMD support</p>	<p><u>High-performance DSP & GPP</u></p> <p>DSPs: limited to extensive SIMD features</p> <ul style="list-style-type: none">• E.g., TigerSHARC<ul style="list-style-type: none">• 4 x 32-bit float• 4 x 32-bit integer• 8 x 16-bit integer• 16 x 8-bit integer <p>GPPs: extensive SIMD features</p> <ul style="list-style-type: none">• E.g., PowerPC 74xx<ul style="list-style-type: none">• 4 x 32-bit float• 4 x 32-bit integer• 8 x 16-bit integer• 16 x 8-bit integer
--	---

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 21



SIMD Challenges

Each instruction performs lots of work

- Data parallelism


Algorithms, data organization must be amenable to data-parallel processing

- May require programmer creativity, alternative algorithms
- Data-reorganization penalties can be significant

Compilers generally don't use SIMD capabilities


Most effective on algorithms that process large blocks of data

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 22




SIMD Challenges

Example: Viterbi Add-Compare-Select (ACS) Loop



Scalar
ACS

Scalar Implementation




Rearrange
data

SIMD
ACS

SIMD Implementation

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
23



Key Processor Attributes

Program Control

Data Path

Address Generation

↑

↕

↓

Memory System

Peripherals

Development Considerations

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
24

Microprocessors vs. DSPs

BDTi

Comparing DSPs and GPPs

Addressing

<u>Low-end and High-Performance DSP</u>	<u>Low-end and High-Performance GPP</u>
Dedicated address-generation units	Often, no separate address-generation units
Specialized addressing modes <ul style="list-style-type: none">• Autoincrement• Modulo (circular)• Bit-reversed (for FFT)	General-purpose addressing modes

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 25

BDTi

Key Processor Attributes

Development Considerations

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 26

© 2006 Berkeley Design Technology, Inc.



Microprocessors vs. DSPs

BDTi

Comparing DSPs and GPPs

Memory Architecture

<p><u>Low-end DSP</u></p> <p>Harvard architecture 2-4 memory accesses per cycle No caches; on-chip SRAM DMA</p>	<p><u>Low-end GPP</u></p> <p>Von Neumann architecture Typically 1 access per cycle Typically use cache(s)</p>
--	---



© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
27

BDTi

Comparing DSPs and GPPs

Memory Architecture

<p><u>High-performance DSP</u></p> <p>Harvard architecture Per cycle accesses: <ul style="list-style-type: none"> • 1-8 instructions • Two or more 16- to 64-bit data words Sometimes caches, often lockable, configurable as SRAM DMA</p>	<p><u>High-performance GPP</u></p> <p>Harvard architecture Per cycle accesses: <ul style="list-style-type: none"> • 1-4 instructions • ~Two 32- to 64-bit or one 128-bit data word Usually use caches</p>
---	---

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
28

© 2006 Berkeley Design Technology, Inc.



Comparing DSPs and GPPs

Caches: Challenges

Caches work by lowering average access time

- They are effective at doing this in many applications
- But access times vary significantly

Some applications are sensitive to maximum access time (not average)

- E.g., many “hard-real-time” signal processing applications

Signal processing access patterns often predictable

- Thus, DMA may be preferable to a cache
- Some recent caches provide pre-fetching capability
- Some DSPs’ caches can be locked or configured as part cache, part SRAM



Comparing DSPs and GPPs

Dynamic Features

Dynamic features are used heavily in high-end GPPs to boost performance


- Superscalar execution
- Caches
- Branch prediction
- Data-dependent instruction execution times



These features are occasionally used in DSPs, too

These features complicate software development for real-time DSP applications

- Ensuring real-time behavior
- Optimizing code




Comparing DSPs and GPPs

Dynamic Features

<p><u>Low-end GPPs and DSPs</u></p> <p>GPPs:</p> <ul style="list-style-type: none">• Dynamic caches common <p>DSPs:</p> <ul style="list-style-type: none">• Rarely have dynamic features• Small “loop buffer” instruction cache exception	<p><u>High-performance GPPs and DSPs</u></p> <p>GPPs: Moderate to extensive use of dynamic features</p> <ul style="list-style-type: none">• Dynamic caches standard• Superscalar execution, branch prediction common <p>DSPs: Generally avoid dynamic features</p> <ul style="list-style-type: none">• Dynamic cache is most common dynamic feature• Superscalar execution rare• Branch prediction sometimes used
--	--

© 2006 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY31



Parallelism: Implications of Differences

Cycle efficiency

- DSPs have advantage on signal processing tasks
 - But may require special software development strategies—like assembly level programming—to realize full advantage

Memory use efficiency

- Multi-operation instructions give DSPs advantage on signal processing tasks
- But GPPs often better on non-signal processing tasks—which typically consumes most of the code space

Compiler friendliness

- GPPs generally have the advantage
- SIMD difficult for compilers, whether GPP or DSP
 - Often requires assembly programming or use of high level intrinsics—both of which complicate software development

© 2006 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY32

Microprocessors vs. DSPs

BDTi

Key Processor Attributes

The diagram illustrates the key attributes of a processor. It features a central 'Memory System' box. Above it are three boxes: 'Program Control', 'Data Path', and 'Address Generation'. Arrows indicate bidirectional communication between the Memory System and each of these three boxes. These three boxes are contained within a larger 'Peripherals' box. Below the Peripherals box is the text 'Development Considerations'. The entire diagram is enclosed in a dashed-line border.

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 33

BDTi

Comparing DSPs and GPPs


On-Chip Integration

<p><u>Low-end GPPs and DSPs</u></p> <p>Typically, wide range of on-chip peripherals and I/O interfaces</p> <p>Often oriented towards consumer applications</p> <ul style="list-style-type: none">• E.g., video coprocessors, USB ports, ...	<p><u>High-performance GPPs and DSPs</u></p> <p>Moderate to extensive on-chip integration</p> <ul style="list-style-type: none">• PC CPUs offer very little on-chip integration <p>Often oriented towards communications infrastructure</p> <ul style="list-style-type: none">• E.g., Viterbi decoding coprocessors, UTOPIA ports, ...
---	--

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 34

© 2006 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs



<u>Low-end DSP</u>	<u>Low-end GPP</u>
Mostly proprietary architectures <ul style="list-style-type: none">• I.e., one architecture, one vendor	Many shared architectures <ul style="list-style-type: none">• I.e., one architecture, several (to many) vendors
Limited (at best) compatibility between successive generations	Often binary compatibility between successive generations
Occasionally available as licensable core	Often available as licensable core <ul style="list-style-type: none">• E.g., ARM, MIPS


© 2006 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

36

© 2006 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs




Comparing DSPs and GPPs

Compatibility and Availability

<p><u>High-performance DSP</u></p> <p>Mostly proprietary architectures</p> <ul style="list-style-type: none"> • Exceptions: StarCore, ZSP <p>Sometimes binary compatibility between successive generations</p> <ul style="list-style-type: none"> • E.g., 'C6xxx, StarCore, ZSP <p>Sometimes available as licensable core</p> <ul style="list-style-type: none"> • E.g., StarCore, CEVA-X, ZSP 	<p><u>High-performance GPP</u></p> <p>Mostly shared architectures</p> <ul style="list-style-type: none"> • PowerPC, MIPS, ARM, x86 <p>Usually binary compatibility between successive generations</p> <p>Sometimes available as licensable core</p> <ul style="list-style-type: none"> • E.g., ARM, MIPS
---	--

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
37




Comparing DSPs and GPPs

Development Support

	DSPs	GPPs
Tools	Primitive to moderately sophisticated	Primitive to very sophisticated
DSP-specific tool support	Good to excellent E.g., cycle-accurate simulators, DSP C extensions	Poor but improving E.g., general lack of cycle-accurate simulators
3rd-party DSP software support	Poor to excellent	Limited but growing
Non-DSP 3rd-party software support	Poor Few to moderate RTOS options	Extensive Few to extensive RTOS options
Links w/other high-level tools	E.g., MATLAB	E.g., GUI builders

© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
38

© 2006 Berkeley Design Technology, Inc.



Comparing Performance

When evaluating processors for signal processing, application-specific, product-specific considerations dominate

- Relative performance can vary dramatically depending on the benchmark


Vendor performance claims should be viewed skeptically

- “MIPS” = ...
- Benchmarks are a sharp tool

Performance is more than speed

- Cost/perf, energy efficiency, memory use ...


© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
39



Comparing Performance

Speed: Low-end DSPs/GPPs (Below \$10)



BDTImark2000™ and BDTIsimMark2000™
(Higher is Faster)



Processor	BDTIsimMark2000	BDTImark2000
ARM ARM7 (145 MHz)	140	140
ARM ARM9E (265 MHz)	520	520
ADI BF53x (400 MHz)	2240	2240
TI 'C55x (300 MHz)	1460	1460
Freescale '56800E (120 MHz)	340	340
LSI LSI40x (200 MHz)	940	940
Microchip dsPIC3x (40 MHz)	130	130


© 2006 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
40

Microprocessors vs. DSPs



© 2006 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs




Conclusions

When to Use Which

<p><u>DSP</u> Heavy signal processing requirements Limited control processing</p>	<p><u>GPP</u> Modest signal processing requirements Extensive control processing<ul style="list-style-type: none">• Especially if code density and portability are important</p>
<p>The DSP is incumbent Software compatibility between generations not required—or can be achieved w/ DSP</p>	<p>The GPP is incumbent Software compatibility between generations required</p>
<p>Multi-vendor architecture not desired DSP has better integration for application</p>	<p>Multi-vendor architecture desired GPP has better integration for application</p>

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 43



Conclusions

Will DSP-Capable GPPs Render DSPs Obsolete?

No, but they will pose increasingly strong competition

- Why have GPP+DSP if GPP alone is good enough?

Demands of most communications and media-processing applications will continue to favor DSPs

Software infrastructure is key

- DSPs have the advantage for DSP tasks
- GPPs have the advantage for other tasks


For DSPs, the competitive field has become much larger

- Differentiating criteria are changing

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 44

© 2006 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs



For More Information...
www.BDTI.com



Inside DSP newsletter and quarterly reports
Benchmark scores for dozens of processors
Pocket Guide to Processors for DSP

- Basic stats on over 40 processors

Articles, white papers, and presentation slides

- Processor architectures and performance
- Signal processing applications
- Signal processing software optimization

comp.dsp FAQ



6th Edition

© 2006 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 45