


# Comparing FPGAs and DSPs for High-Performance DSP Applications

*Optimized DSP Software • Independent DSP Analysis*




## Comparing FPGAs and DSPs for High-Performance DSP Applications

Berkeley Design Technology, Inc.  
2107 Dwight Way, Second Floor  
Berkeley, California 94704  
USA  
+1 (510) 665-1600

info@BDTI.com  
<http://www.BDTI.com>

© 2006 Berkeley Design Technology, Inc.




## Application Requirements

<h3>Workload Criteria</h3> <ul style="list-style-type: none"><li>• Computation demands</li><li>• Algorithmic parallelism</li><li>• Nature of key operations<ul style="list-style-type: none"><li>• E.g., control vs. signal processing</li></ul></li><li>• Data precision and dynamic range</li><li>• Memory and I/O bandwidth</li></ul>	<h3>System constraints</h3> <ul style="list-style-type: none"><li>• Energy consumption</li><li>• Bill of materials cost</li><li>• Integration and connectivity</li></ul> <h3>Development Criteria</h3> <ul style="list-style-type: none"><li>• Development effort and costs</li><li>• Development schedule</li><li>• Available IP</li><li>• Available skills</li></ul>
--	--

© 2006 Berkeley Design Technology, Inc. 2

© 2006 Berkeley Design Technology, Inc.

# Comparing FPGAs and DSPs for High-Performance DSP Applications



## DSPs: The Incumbents


Modern conventional DSPs introduced ~1986

- One instruction, one MAC per cycle
- Developed primarily for telecom applications

High-performance VLIW DSPs introduced ~1997

- Developed primarily for wireless infrastructure
- Speed focused:
  - Independent execution units support many instructions, MACs per cycle
  - Deeper pipelines and simpler instruction sets support higher clock rates
- Emphasis on compatibility


© 2006 Berkeley Design Technology, Inc. 3



## Example: Freescale MSC8144


- 4 StarCore SC3400 16-bit DSP cores (1 GHz)

- SC3400: high-performance VLIW architecture, 12 stage pipeline
- I/O co-processor: 2 RISC cores (400 MHz)
- Support for communications protocols
- Sampling to lead customers
- Price \$233 (1 ku)



© 2006 Berkeley Design Technology, Inc. 4

© 2006 Berkeley Design Technology, Inc.



## Other High-Performance DSPs


### Texas Instruments TMS320C6455 (c64x+)

- 8-issue 16-bit fixed-point architecture
  - Up to eight 16-bit MACs per cycle
    - Up to two 32 x 32 MACs per cycle
  - Special instructions and co-processors for communications applications
  - Supports 16-bit as well as 32-bit instructions
- Shipping at 1 GHz, \$293 (1 ku)

### Picochip PC102

- Multi-core 16-bit processor array
  - 308 DSP cores (3-issue LIW, 16-bit Harvard architecture)
  - 14 co-processors and special instructions for communications
- Shipping at 160 MHz, \$150 (10 ku)

© 2006 Berkeley Design Technology, Inc. 5



## DSP Processors

*Strengths and Weaknesses*

↑ DSP performance, efficiency strong compared to other off-the-shelf processors

But may not be adequate for demanding tasks


- Fixed architectures limit flexibility
- Centralized computation and extensive indirection reduce efficiency

Relatively limited choice of chips

↑ But products offer strong, relevant integration

© 2006 Berkeley Design Technology, Inc. 6

# Comparing FPGAs and DSPs for High-Performance DSP Applications



## DSP Processors

*Strengths and Weaknesses*

- ↑ Relatively low development cost, risk
  - ↑ Mature technology
  - ↑ Large, experienced developer base
  - ↑ Fast time-to-market

But some vendors' roadmaps are unclear

© 2006 Berkeley Design Technology, Inc. 7



## FPGAs

*Field-Programmable Gate Arrays*

An amorphous "sea" of reconfigurable logic with reconfigurable interconnect

- Typically interspersed with fixed-logic resources, e.g., memories, multipliers


Potential for very high parallelism

Historically used for prototyping and "glue logic," but becoming more sophisticated

- DSP-oriented architecture features
- DSP-oriented tools and design libraries
  - Communications oriented: Viterbi, Turbo, FFT, FIRs
  - Image and video-oriented: color space conversion, scaler, ...

Key DSP players: Altera and Xilinx

© 2006 Berkeley Design Technology, Inc. 8




## Example: Altera Stratix II

Includes array of "DSP Blocks"

- 8x9-bit, 4x18-bit, 1x36-bit multiply operations
- Optional pipelining, accumulation, etc.

Three sizes of hard-wired memory blocks



© 2006 Berkeley Design Technology, Inc. 9



## Altera Stratix II

*High-end, DSP-enhanced FPGAs*

IP blocks

- Filters, FFTs, Viterbi decoders, de-interlacer...
- Nios II processor
- Third-party IP, e.g., DMA controllers

DSP tools


- Parameterized IP block generators
- Simulink to FPGA link
- C+Simulink to FPGA design flow
- C to Nios II hardware accelerator

HardCopy II


- Allows migration to pin-compatible ASICs

Most family members available now  
Prices range from \$55 - 912 (1 ku)


© 2006 Berkeley Design Technology, Inc. 10



## Altera FIR Filter Compiler



© 2006 Berkeley Design Technology, Inc. Source: Altera 11



## Others: Xilinx

*"Virtex" line of FPGAs*


### Virtex-4

- Includes array of "DSP48 Slices"
  - Hard-wired DSP data path block with 18x18 multiplier and support for various arithmetic through selection of opcodes
- Up to 192 DSP48 Slices
- Some chips in volume production

Prices begin at \$89 (1 ku) for SX family devices


### Virtex-5 (65 nm)

- New interconnect fabric
- Enhanced "DSP48E" data paths
  - Increased multiplier precision (25x18)
  - Support for bit-wise logical operations
- Up to 192 DSP48E Slices
- Initial products sampling now
- Prices TBD



© 2006 Berkeley Design Technology, Inc. Source: Xilinx 12

# Comparing FPGAs and DSPs for High-Performance DSP Applications



## FPGAs

*Strengths and Weaknesses*

- ↑ Massive performance gains on demanding, parallelizable algorithms
- ↑ Architectural flexibility can yield efficiency
  - ↑ Adjust data widths throughout algorithm
  - ↑ Parallelism where you need it
  - ↑ Massive on-chip memory bandwidth
  - ↑ Potential energy gains due to higher integration and exploitation of parallelism
- ↓ Efficiency compromised by generality
  - Embedded MAC units and memory blocks improve efficiency but reduce generality
- ↑ Field reconfigurability (for some products)

© 2006 Berkeley Design Technology, Inc. 13




## FPGAs

*Strengths and Weaknesses*

- ↑ Good cost/performance on demanding, parallelizable algorithms
- ↑ Potentially good energy efficiency on demanding, parallelizable algorithms
- ↓ Development is long and complicated
  - ↓ Higher complexity inherent due to flexibility
  - ↓ Design flow is unfamiliar to most DSP engineers
  - ↑ But development cost and complexity is much lower than ASICs'
- ↓ Development infrastructure still lags DSPs'
- ↑ Xilinx and Altera have mature products

© 2006 Berkeley Design Technology, Inc. 14


© 2006 Berkeley Design Technology, Inc.



### Performance Analysis

- Comparing performance of off-the-shelf DSPs to that of FPGAs is tricky
- Common MMACS metric is oversimplified to the point of absurdity
  - FPGAs vendors use distributed-arithmetic benchmark implementations that require fixed coefficients
  - MMACS metric overlooks need to dedicate resources to non-MAC tasks
  - Many important DSP algorithms don't use MACs at all!

© 2006 Berkeley Design Technology, Inc. 15



### Alternative Approach: Application Benchmarks


Use a full application, e.g., N channels of an OFDM receiver

Hazards:

- Applications tend to be ill-defined
- Hand-optimization usually required in real-world applications
  - Costly, time-consuming to implement
  - Evaluates programmer as much as processor
  - What is a "reasonable" benchmark implementation?

© 2006 Berkeley Design Technology, Inc. 16





## Solution: Simplified Application Benchmark


BDTI's benchmark is based on a simplified OFDM receiver

- Closely resembles a real-world application
- Simplified to enable optimized implementations
- Constrained to ensure consistent, reasonable implementation practices

Benchmark goals: (two choices)

- Maximize the number of channels
- Minimize the cost per channel


© 2006 Berkeley Design Technology, Inc. 17



## Benchmark Overview

Flexibility is an asset:


- Algorithms range from table look-ups to MAC-intensive transforms
- Data sizes range from 4 to 16 bits
- Data rates range from 40 to 320 MB/s
- Data includes real and complex values



```
graph LR; A[ ] --> B[IQ Demodulator]; B --> C[FIR]; C --> D[FFT]; D --> E[Slicer]; E --> F[Viterbi Decoder]; F --> G[ ]
```


© 2006 Berkeley Design Technology, Inc. 18

# Comparing FPGAs and DSPs for High-Performance DSP Applications




## Benchmark Requirements

- “Pins to pins”
- Real-time throughput
- Bit-exact output data
- Resource sharing is permitted




The diagram shows 8 channels (Channel 1 to Channel 8) entering a block labeled 'FIR 8 ch.'. The output of the FIR block goes to two parallel blocks labeled 'FFT 4 ch.'. The output of the FFT blocks goes to two parallel blocks labeled 'Slicer 4 ch.'. The output of the Slicer blocks goes to four parallel blocks labeled 'Viterbi 2 ch.'.

© 2006 Berkeley Design Technology, Inc. 19



## BDTI Communications Benchmark (OFDM)<sup>™</sup>

### New BDTI-Certified Cost-Performance Optimized Results




The bar chart shows the normalized cost per channel per dollar for four different devices. The Y-axis is labeled 'BDTIchannel/\$ (Normalized)' and ranges from 0 to 50. The X-axis lists the devices: Xilinx Virtex-4 SX25, Altera Stratix II 2S15, TI TMS320C6410 400 MHz, and Freescale MSC8144 1 GHz. The Xilinx device has the highest cost at approximately 46, followed by Altera at approximately 23. The TI and Freescale devices have significantly lower costs, around 1 and 0.5 respectively. The TI and Freescale results are noted as estimated.

Device	BDTIchannel/\$ (Normalized)
Xilinx Virtex-4 SX25	~46
Altera Stratix II 2S15	~23
TI TMS320C6410 400 MHz	~1
Freescale MSC8144 1 GHz (Estimated)	~0.5

Results © 2007 BDTI 20

© 2006 Berkeley Design Technology, Inc.


© 2006 Berkeley Design Technology, Inc.



### Why Use a DSP?

- Many applications are not amenable to efficient FPGA implementations
  - Parallelism is sometimes inherently limited
  - Ultimate speed is not always the first priority
- Many skilled engineers with DSP processor expertise
- Still easier to use
  - More familiar paradigm
  - Lots of in-house and third-party IP
  - Strong tools

© 2006 Berkeley Design Technology, Inc. 21



### Conclusions

High-end FPGAs can outstrip DSPs on certain DSP tasks

- Computation-intensive, highly parallelizable tasks

High-end FPGAs can beat DSPs in terms of performance per dollar on these tasks

DSP have the advantage in development infrastructure, time-to-market, developer familiarity


In many applications, a heterogeneous combination of computing engines is desirable

- Expect to see more heterogeneous processor chips

The "best" architecture depends on the details of the application

© 2006 Berkeley Design Technology, Inc. 22

# Comparing FPGAs and DSPs for High-Performance DSP Applications



## For More Information...

[www.BDTI.com](http://www.BDTI.com)

*Inside [DSP] newsletter and website*

Benchmark scores for dozens of processors



*Pocket Guide to Processors for DSP*

- Basic stats on over 40 processors

Articles, white papers, and presentation slides

- Processor architectures and performance
- Signal processing applications
- Signal processing software optimization

*comp.dsp FAQ*

© 2006 Berkeley Design Technology, Inc. 23